Europäisches Patentamt

European Patent Office

Office européen des brevets

Bescheinigung Certificate Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. **Patent application No.** **Demande de brevet n°**

03252116.3

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk

Anmeldung Nr:
Application no.: 03252116.3

Anmeldetag:
Date of filing: 03.04.03
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

STMicroelectronics, Ltd.
1000 Aztec West
Almondsbury,
Bristol, BS32 4SQ
GRANDE BRETAGNE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.
If no title is shown please refer to the description.
Si aucun titre n'est indiqué se referer à la description.)

Memory security device for flexible software environment

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s)
revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/
Classification internationale des brevets:

G06F1/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of
filing/Etats contractants désignées lors du dépôt:

  AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL
  PT RO SE SI SK TR LI

MEMORY SECURITY DEVICE FOR
FLEXIBLE SOFTWARE ENVIRONMENT

FIELD OF THE INVENTION

The present invention relates to a memory security device, and in particular to the security of flash memory used in conditional access devices.

BACKGROUND OF THE INVENTION

In conditional access devices for pay television, or any other device using memory and requiring security, there is a need to provide flash memory but to avoid hacking. Hacking is the unauthorised placing of software in memory to override security features.

A known way of attempting to prevent hacking is to use some form of checking instructed by ROM memory to ensure that an application code stored in flash memory is correct.

In such devices, a flash memory has a boot sector and an application sector. A CPU is arranged to run application code from the flash memory retrieved over an interface. The security is provided by the fact that the CPU boots from a boot ROM which contains code to check the boot sector of the flash memory. This is done once by the CPU producing a function of the code in the boot sector and comparing with a stored signature on startup. The CPU then jumps to the code in the boot sector if it passes the check.

We have appreciated, however, that there is a relatively simple way of hacking such a security arrangement. When the CPU boots up using code from the ROM, the CPU checks that the code in the boot sector is correct. The weakness is that the process of power on, CPU boot and checking the flash takes a predictable number of clock cycles of the CPU clock. Thus to hack the system, a hacker places code in an unchecked part of the flash memory and forces the CPU to read from that part of the memory after a predetermined number of clock cycles by fixing an external address line.

The CPU thereafter runs from unchecked code and no further checks are conducted, because the verification of code is only conducted on boot up from the ROM.

We have appreciated the problem that memory storing application code within devices can be insecure and prone to hacking by storing unauthorised code.

We have further appreciated the need to provide security to memory which stores application code, but to also allow the application code to be changed or updated. Further, we have appreciated deficiencies in the prior art in that a CPU could be hacked to run from unverified code, whilst checking devices redundantly checks verified code.

SUMMARY OF THE INVENTION

The invention is defined in the independent claims with preferred features set out in dependent claims.

An embodiment of the invention comprises an additional processor termed a verifier processor and code arranged to read data from a memory to be checked, to produce a function of that data, and to verify that function of the data against a stored code. The verifier processor is on

the same device and has the same external interfaces as a CPU which runs application code from the memory. The advantage of using an additional processor on the same device as a CPU is that the system cannot be hacked by changing code stored in memory as the additional processor would then also receive changed application code which would not be verified.

The verifier processor is arranged to continually check the flash memory whilst the CPU executes from the flash memory. If the address lines of the device were redirected so that the CPU runs from unauthorised code, then the verifier processor would also be redirected to that unauthorised code which would not pass the check.

Code stored in memory (flash or otherwise) is thus hashed using a hashing function such as MD5 and signed using a signature algorithm such as RSA by the author of the code. The hash of the code is signed using a private key, and stored in flash. The verifier processor reads the section of signed code, and produces a hash of the code. The verifier processor then uses the corresponding public key to decrypt the hash. The prestored signature of the hash signed with the private key is retrieved and also decrypted using the public key. Using known digital signature techniques the result of hashing and signing the code is compared with the decrypted stored digital signature. If they do not match, the code is considered compromised and the circuit functioning is impaired by issuing a device reset or similar.

In addition to the verifier processor, an instruction monitor is arranged to monitor instructions from the CPU to read from memory and checks that the instruction fetches are within a range of addresses that have been signature checked as described above.

The embodiment thus comprises an additional processor function which runs independently of a CPU but is within the same integrated circuit as that CPU and shares the same bus. The processor function analyses the application code applied to the CPU and, if not authentic, issues a reset signal to reset the integrated circuit. An instruction monitor ensures that the CPU can only take instructions from checked areas of memory. On detecting code fetches which fall outside the allowed range, the function of the circuit is impaired by issuing a reset or other impairing action.

BRIEF DESCRIPTION OF THE FIGURES

An embodiment of the invention will now be described by way of example only and with reference to the figures in which:

Figure 1: shows the main components of an integrated circuit embodying the invention;

Figure 2: shows a more detailed view of the architecture of the autonomous flash checker (AFC) shown in Figure 1;

Figure 3: shows the link list structure for two nodes;

Figure 4: shows the flash memory structure including link lists of Figure 3; and

Figure 5: shows the process steps of checking code.

DESCRIPTION OF AN EMBODIMENT

An integrated circuit 1 embodying the invention is shown in Figure 1. A processor (CPU) 10 is connected via an internal bus 8 and an external interface 20 to a flash memory 2. The flash memory 2 contains application code for execution by the CPU 10. Internal RAM 4 and external RAM 6 are also provided.

The circuit 1 also comprises two additional components for
ensuring that code in flash 2 is not hacked: a verifier
processor 22 known as an Autonomous Flash Checker (AFC)
and an instruction monitor (IM) 24. The purpose of the
AFC is to check portions of code from memory 2 and verify
that those portions match a corresponding signature
accompanying the code. If the signature does not match,
then the AFC 22 will issue a reset instruction. The
purpose of the instruction monitor 24 is to monitor code
instruction requests on an instruction line 12 from the
CPU 10 and to check that the requests fall within an
allowed range as reported by the AFC 22. If the
instruction requests fall outside that range, the
instruction monitor 24 issues a reset instruction. The
CPU 10 is thereby prevented from executing unsigned
unchecked code.

On power up of integrated circuit 1, the CPU 10 is
directed to the boot vector of the flash memory 2. The
application code is then retrieved over bus 8 by the CPU
10 which executes the code. The application code is
stored in a signed code portion of the flash memory 2. It
is noted that the AFC 22 is connected to the same internal
bus 8 and external connections as the CPU, and so
retrieves exactly the same code as the CPU without
possibility of external interference. This is because the
CPU, AFC processor and interconnect bus 8 are all part of
the same integrated circuit.

The CPU 10 and flash memory 2 operate in a known fashion,
unless the AFC processor determines that the application
code in flash memory 2 is not authentic, in which case, it
impairs operation of the device 1 by issuing a reset
causing the device 1 to reset and the boot sequence to be
restarted. Thus, if the application code has been
tampered with, the set top box will repeatedly reboot and

will not function for example to decrypt received TV
signals. Other forms of impairing the operation of device
1 could be used such as disabling or stopping the device
clock or otherwise limiting the functionality of the
device.

The main components of the AFC are shown in greater detail
in Figure 2. A CPU core 30 provides the
encryption/decryption functions as well as the digital
signature checking already described, and operates under
instruction from code ROM 32. The code ROM contains code
for executing digital signature checking and memory to
memory data processing functions. It also contains the
public key of the or each provider of the code that is
stored in flash 2 (Figure 1). A register file 34 provides
general purpose read-write registers. A coprocessor MUX
connects the core CPU 30 to the bus 8 and also two
coprocessors, an MD5 coprocessor 38 and a multiplier
coprocessor 40. The MD5 coprocessor carries out the
hashing function required by the digital signal algorithm.
The multiplier coprocessor 40 is used during RSA
encryption.

The operation of the AFC processor itself is by producing
a hash function and a signature of the application code
using a public key from the code ROM 32 (Figure 2) as will
now be described with reference to Figures 1 and 2.

The AFC 22 executes code stored in code ROM 32 and uses
RAM 42 for temporary storage. The code in code ROM 32 is
only accessible by the verifier processor and instructs
the processor 30 to undertake the following steps:

1. Produce a hash of application code received from the
   flash memory.
2. Produce a signature function of the hashed code.
3. Verify that the signature is correct.

The verifier processor is not externally accessible other than in specific ways described later, and so cannot be hacked and only runs from the code in ROM which cannot be changed.

If the signature is correct then the application code in flash memory is deemed authentic.

The steps set out above are undertaken continually; each set of steps comprising a cycle of the verifier processor. During each cycle the CPU 10 continues to operate as normal in retrieving and executing the application code over the same internal bus 8 as used by the verifier . processor 30. Accordingly, to avoid reducing the performance of the CPU 10, the verifier processor requests application code from the memory less frequently than the CPU, for example the verifier requests code once every 1,000 to 10,000 CPU requests. Also, the verifier requests are at pseudo random times and could be at pseudo random locations. This helps obscure the verifier requests amongst the CPU requests. The requests made at external connections at interface 20 for data from the flash thus comprise CPU requests and pseudo random requests at pseudo random times comparatively infrequently mixed together. It is thus infeasible for a hacker to determine how to spoof the external address lines to direct the CPU to hacked code but the verifier to genuine code. The use of pseudo random locations and times makes spoofing harder. The requests to the flash memory themselves are indistinguishable, whether made by the CPU or verifier processor.

As each word of data to be hashed is fetched from memory it is passed to the MD5 coprocessor which performs the one way hash on the data. The hash function can be any one-way hash function which has the advantage that any small

change in the application code will result in a large
change in the hashed code, but is mathematically all but
impossible to derive multiple changes that could be made
to the application code such that the hashed code is
unchanged. Preferably, the MD5 coprocessor 38 continually
receives the application code from the flash in a pseudo-
random read pattern, and uses a know hash function such as
MD5.

Each block of code has an associated digital signature
which was generated using the code author=s private key.
The signatures are in a portion of memory not to be
checked. The next step is then to verify the hashed code
against the signature by the standard digital signature
technique of decrypting the signature using the public key
and comparing to the hashed code. The preferred algorithm
is RSA. Provided that the signature is verified, then no
action is taken. If the application code does not verify
the signature, however, an impair function results by
issuing a chip reset, preventing the chip operating
further.

Whilst the arrangement described so far is secure, we have
appreciated that security can be improved, particularly
for software in the memory 2 which is constructed and
maintained as a linked list. A linked list is a known
technique for organising code and comprises a plurality of
nodes, each node having an address, length and pointer to
the next block defining how the code is stored in memory
2. This allows code to be downloaded to add or remove
blocks of code from the linked list. The structure of an
example block in a linked list is shown in Figure 3.
There is a hard-defined address in memory that is the
start of a table that contains information as to the size
of each signed block, size of block and so on. The
pointer to the start of this table is hard defined in a
fixed location in local ROM.

The structure of the table, as shown in Figure 3, includes the block address, this being the address of the start of signed code, the block length, the signature address, this being the location of the signature corresponding to the block of code, the block number and the address of the next block.

The structure of the memory 2 using a linked list is shown in Figure 4. As can be seen, there are signed portions and unsigned portions of memory. Each node points to the address of the each block and its corresponding signature 52. A pointer at a fixed location indicates the location of the first node and thereafter follows from one block to another as defined by the address nodes.

The instruction monitor 24, as shown in Figure 1, monitors instruction requests made by CPU 10 to memory 2 to ensure that only checked portions of memory are accessed. As shown by the explanation of the linked list memory structure, the instruction monitor needs information as to the areas of memory that have been verified. In its simplest form, this could be achieved by only allowing the CPU to run from a predefined area of memory. As an alternative, there could be a plurality of fixed predefined regions, but preferably there is a dynamic linked list from which a table of allowed areas is devised by the AFC 22. The latter requires an initial check of the whole linked list (the list being dynamic in that a table cannot be derived until the whole list has been checked) to derive the table and thereafter the instruction monitor checks that the CPU only requests from checked areas. For this reason there are two main modes of operation: boot sector only mode; and linked list mode.

The functioning of the AFC 22 and IM 24 are shown in Figure 5, including the two modes of operation. On reset

of the circuit 1 (powerup), the core CPU 30 (known as cryptocore) boots in Aboot sector only@ (BSO) mode at step 60. The core CPU 30 starts checking the main CPU=s 10 boot sector at step 62 by performing the signature check as previously described. During this process the instruction monitor IM 24 is switched off. No pause or step requests are allowed during this check.

On completion of this first check, the AFC 22 updates a table of allowed addresses stored in RAM 42 and enables the instruction monitor 24 at step 64. Thereafter, at step 66 the boot sector check is repeated cyclically and may now be paused or stopped as described later.

At the same time as the boot sector check, the main CPU 10 is booting from memory 2 and copies code to RAM for subsequent execution. The instruction monitor is off for the first high speed check.

At any point in the boot sector only mode the main CPU 10 may issue a linked list restart request. This will cause the cryptocore 30 to immediately stop the current process and restart performing a boot sector check followed by a linked list (at step 68). No pause or stop requests are allowed during this check following a restart request. As before, the linked list table is updated and enabled after the first completed check at step 70. The linked list check is then repeated cyclically at step 72 and 74.

The linked list when checked once is stored as a linked list table to which the instruction monitor then refers to ensure any CPU requests are to addresses in a range of checked addresses. If not, the IM 24 issues a reset.

We have also appreciated that there may be a need to download new (authentic) code to the flash memory and that this should be provided for so that the AFC does not

erroneously reject this new code. To allow this, the
verifier processor must be stopped for a period of time M,
but again this could leave the possibility of a hack in
which the AFC is permanently stopped. To prevent this,
the code in ROM 32 causes the verifier processor to
automatically issue a chip reset after this period M, and
starts the verification at the beginning of the new code
in flash memory.
The only commands available to the CPU 10 to control the
verifier processor 22 are: STOP, RESTART, PAUSE.
Thereafter, the operation of the AFC processor is
autonomous and largely in hardware, with the only software
being in ROM 32 or RAM 42 which are only accessible by the
processor 30.

We have appreciated, however, that these commands need to
be available to the CPU to avoid contention and allow
flash memory updates, but could open the possibility of
hacks which permanently pause or stop the AFC or
continually reset. For that reason, further preferred
features are included.

A first preferred feature is that no pausing or stopping
is allowed during any initial first pass check cycle. The
status bit Acheck_is_slow@ indicates whether we are in an
initial first pass cycle or not.

A pause request pauses the memory reads for ~1 second; to
allow for scratch pad updates. A limited number of pause
requests are allowed in any one complete signature check
cycle. If another pause request is received before the
current pause is completed, the request is stored and then
executed on completion of the current pause. Up to a
limited number of pending pause requests can be queued in
this way. Once this limit has been reached, further pause
requests will have no effect until the number of pending
requests falls below the limit.

A stop request stops the signature check and starts a
timer countdown to reset (-5 minutes). This is to allow
complete code updates. If a restart_request or linked
list restart is issued within this time, a new check cycle
will be started and the reset is not executed. Once a
restart request has been made, no further stop requests
can be issued until one check cycle has been completed.

If the decrypted signature/hash value comparison passes, a
note of this fact, and the start and end addresses of the
passing block, are stored in local RAM. Upon completion
of a signature check cycle, a table of passing address
ranges will have been built up in peripheral registers.
This Alegal address@ table is then enabled.

If the decrypted signature/hash value comparison does not
match, a status bit is set to indicate this, an interrupt
is asserted to the host CPU and a timer countdown of 1
second is started. This counter cannot be stopped. When
it expires, the reset_out signal is asserted. This
process gives the host CPU time to interrogate the
interrupt, execute a Flash write procedure (whereby a
message is written to Flash that is checked on reboot,
telling the CPU that there was a previous signature check
failure, in which case it is assumed some or all of the
code in memory has been compromised and needs to be
downloaded again).

The list of legal address registers is updated at the end
of each signature check cycle, and enabled after the first
cycle. As an independent and continuous hardware process,
incoming addresses from the CPU 10 are retimed, captured
and checked that they lie within one of these ranges. If
this is not the case, the illegal incoming address is
stored, a status bit is set, an interrupt is asserted to
the host CPU and a timer countdown of 1 second is started.

This timer cannot be stopped. At expiration, the reset_out
signal is asserted.

CLAIMS

1. A semiconductor integrated circuit arranged to execute application code received from a memory via external connections, comprising: a processor for executing application code from the memory; an internal bus within the integrated circuit for providing the application code to the processor from the external connections; and characterised by a verifier processor arranged to receive the application code via the internal bus, wherein the verifier processor is arranged to continually process the application code using a verification function whilst the processor executes from the memory and to impair the function of the integrated circuit in the event that the application code does not satisfy the verification function, and an instruction monitor arranged to monitor code requests issued by the CPU and to impair the function of the circuit unless the address of the code falls within a given range.

2. A semiconductor integrated circuit according to claim 1, wherein the given range is predefined and stored in memory.

3. A semiconductor integrated circuit according to claim 1, wherein the given range is derived by the verifier processor during a first check of the memory.

4. A semiconductor integrated circuit according to claim 3, wherein the code in memory is in the form of a linked list and the given range comprises a table of linked list addresses.

5. A semiconductor integrated circuit according to any preceding claim, wherein the verifier processor is

arranged to receive pause and stop requests and is
configured so that any pause and stop request is
ineffective during a first check of the code.

6.   A semiconductor integrated circuit according to any
preceding claim, wherein the verifier processor can
only be paused for a predetermined time.

7.   A semiconductor integrated circuit according to any
preceding claim, wherein if the application codes
does not satisfy the verification function, a reset
signal is asserted after a predetermined time.

8.   A semiconductor integrated circuit according to claim
7, wherein a status signal is set and stored to
indicate that the code does not satisfy the
verification function before the reset is asserted.

9.   A semiconductor integrated circuit according to any
preceding claim, wherein the verification function
includes a hash function on the application code.

10.   A semiconductor integrated circuit according to any
preceding claim, wherein the verifier processor is
arranged to receive a stored secret from the memory
and the verification function is a comparison of the
secret and the processed application code.

11.   A semiconductor integrated circuit according to any
preceding claim, wherein the verification function
comprises hashing the application code to produce
hashed code, retrieving a signature of the code from
a signature store within the memory and verifying the
hashed code and signature using a public key.

12.   A semiconductor integrated circuit according to any
preceding claim, wherein the verifier processor has a

stop input and is arranged to restart a given time
period after a stop, and arranged not to stop again
until completing the verification function on the
code at least once.

13. A semiconductor integrated circuit according to claim
    3 or 4, wherein the verifier processor is arranged to
    impair the function of the integrated circuit if the
    verification function is not completed for one
    complete cycle of the linked list within a
    predetermined time.

14. A semiconductor integrated circuit according to any
    preceding claim, wherein the verifier processor
    requests portions application code from the flash
    memory at intervals between requests by the processor
    for portions of the application code.

15. A semiconductor integrated circuit according to claim
    14, wherein the verifier processor requests portions
    of application code less frequent intervals than the
    processor.

16. A semiconductor integrated circuit according to claim
    14 or 15, wherein the verifier processor is arranged
    to request portions of application code at pseudo
    random times.

17. A semiconductor according to any of claims 14 to 16,
    wherein the verifier processor is arranged to carry
    out read requests at a faster rate during a first
    check than in subsequent checks.

18. A semiconductor integrated circuit according to any
    preceding claim, wherein impairing the function of
    the integrated circuit comprises resetting the
   circuit.

ABSTRACT

Figure 1

MEMORY SECURITY DEVICE

A semiconductor integrated circuit includes a processor
for executing application code from a memory and a
verifier processor arranged to receive the application
code via the same internal bus as the processor. The
verifier processor performs a verification function to
check that the application code is authentic. The
verifier processor runs autonomously and cannot be spoofed
as it receives the application code via the same internal
bus as the main processor. An additional instruction
monitor checks the code instructions from the CPU and also
impairs the operation of the circuit unless the address of
code requested is in a given range. The code is in the
form of a linked list and the range is derived as a linked
list table during a first check.

fig 1

FIG 2

50 →

| |
|---|
| BLOCK ADDRESS |
| BLOCK LENGTH |
| SIGNATURE ADDRESS |
| BLOCK NUMBER |
| NEXT BLOCK ADDRESS |
| } } |
| BLOCK ADDRESS |
| BLOCK LENGTH |
| SIGNATURE ADDRESS |
| BLOCK NUMBER |
| NEXT BLOCK ADDRESS |

FIG 3

NOTE: This example assumes two signed blocks

FIGURE 4

RESET

60

Cryptocore boots
in BSO mode

62

Start checking
boot sector (1st pass)

I mon
off

restart_req

Finish checking
boot sector, update
& enable I_monitor

64

PASS

FAIL

66

Subsequent check of
boot sector

pause_req

pause

stop_req

stop

Finish checking
boot sector update
I_monitor

FAIL

PASS

restart_req

Ilrestart_req

Ilrestart_req

Start checking
boot sector and
linked list (1st pass)

I Mon
off

Ilrestart_req

Finish checking
boot sector and linked
list, update & enable
I_monitor

68

FAIL

PASS

70

Subsequent check of
boot sector and
linked list

72

pause_req

pause

stop_req

stop

Finish checking
boot sector and linked
list, update I_monitor

74

PASS

FAIL

assert int, set status
bit,countdown to reset

at any time,
illegal i_fetch

ASSERT RESET

FIGURE 5